Umeå University's logo

umu.sePublications
System disruptions
There are recurring service disruptions on some of the search portals due to high traffic. We are working to resolve the issue, you may temporarily encounter an error message.
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
NPRC-I/O: a NoC-based real-time I/O system with reduced contention and enhanced predictability
Southeast University, Nanjing, China.
University of York, United Kingdom.
University of Cambridge, United Kingdom.
University of York, United Kingdom.
Show others and affiliations
2023 (English)In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, ISSN 0278-0070, E-ISSN 1937-4151, p. 1-1Article in journal (Refereed) Published
Abstract [en]

All systems rely on inputs and outputs (I/Os) to perceive and interact with their surroundings. In safety-critical systems, it is important to guarantee both the performance and time-predictability of I/O operations. However, with the continued growth of architectural complexity in modern safety-critical systems, satisfying such real-time requirements has become increasingly challenging due to complex I/O transaction paths and extensive hardware contention. In this paper, we present a new NoC-based Predictable I/O system framework (NPRC-I/O) which reduces this contention and ensures the performance and timepredictability of I/O operations. Specifically, NPRC-I/O contains a programmable I/O command controller (NPRC-CC) and a runtime reconfigurable NoC (RNoC), which provides the capability to adjust I/O transaction paths at run-time. Using this flexibility, we construct an end-to-end transmission latency analysis and an optimisation engine that produces configurations for NPRCI/ O and the I/O traffic in a given system. The constructed analysis and optimisation engine guarantee the timing of all hard realtime traffic while reducing the deadline misses of soft real-time traffic and overall transmission latency.

Place, publisher, year, edition, pages
IEEE, 2023. p. 1-1
Keywords [en]
Hardware, Kernel, Real-time systems, Software, System-on-chip, Task analysis, Timing
National Category
Computer Engineering Embedded Systems
Identifiers
URN: urn:nbn:se:umu:diva-212104DOI: 10.1109/TCAD.2023.3288511ISI: 001123254100024Scopus ID: 2-s2.0-85163777352OAI: oai:DiVA.org:umu-212104DiVA, id: diva2:1782774
Available from: 2023-07-17 Created: 2023-07-17 Last updated: 2025-04-24Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records

Gu, Zonghua

Search in DiVA

By author/editor
Gu, Zonghua
By organisation
Department of Applied Physics and Electronics
In the same journal
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Computer EngineeringEmbedded Systems

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 214 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf